

CLAIMS

1. An asynchronous pulse logic circuit comprising:
  - a first pulse generating component (196) for generating a sending pulse; and
  - 5 a first converting component (188) for converting pulses to a first level voltage connected to said first pulse generating component (196).
2. The asynchronous pulse logic circuit of claim 1, further comprising:
  - a second pulse generating component (192) for generating a resetting pulse;
  - 10 a second converting component (194) for converting pulses to a second level voltage connected to said second pulse generating component (192);
  - a checking component (190) for ensuring no old output is still pending;
  - an N-input component (199) connected to said first pulse generating component (196); and
  - 15 an N-output component (198) connected to said first converting component (188) whereby a STAPL left-right buffer (186) is formed.
3. The asynchronous pulse logic circuit of claim 1 further comprises:
  - a checking component (190) for ensuring no old output is still pending whereby said
  - 20 checking component (190) is connected to said first pulse generating component (196) and said first converting component (188) to form a first input-output block (200).
4. The asynchronous pulse logic circuit of claim 3 further comprises:

a plurality of said input-output blocks.

5. The asynchronous pulse logic circuit of claim 4 further comprises:  
an input-clearing block (206) comprising a second converting component (194) for  
5 converting pulses.

6. The asynchronous pulse logic circuit of claim 5 further comprises:  
an acknowledgment block (204) comprising a second pulse generating component  
(192) for generating a resetting pulse.

10

7. The asynchronous pulse logic circuit of claim 6 further comprises:  
a conditions block (224) whereby said second pulse generating component (192) is  
controlled by said conditions block (224) to conditionally reset each of said plurality of  
input-output blocks and input clearing block (206).

15

8. The asynchronous pulse logic circuit of claim 7 wherein said conditions  
block further comprises:  
a third pulse generating component (196) for generating a sending pulse; and  
a third converting component (188) for converting pulses to said first level voltage  
20 connected to said third pulse generating component (196).

9. The asynchronous pulse logic circuit of claim 1 wherein said first converting  
component (188) is modified to store states.

10. The asynchronous pulse logic circuit of claim 9 further comprises:  
an updating component (502) comprising interlock component (504) wherein an  
updating pulse is generated to update the input state in said first pulse generating component  
(196), whereby a state-storing circuit (234) is formed.

5

11. The asynchronous pulse generating circuit of claim 1 further comprises:  
an arbiter-filter (239); and  
a checking component (190) for ensuring no old output is still pending whereby said  
checking component (190) and said arbiter-filter (239) are connected to said first pulse  
10 generating component (196) and said first converting component (188) to form a STAPL  
arbiter (238).

12. The asynchronous pulse generating circuit of claim 11 wherein said first  
pulse generating component (196) generates a reset pulse for the input.

15

13. The asynchronous pulse generating circuit of claim 11 wherein said first  
pulse generating component (196) further comprises an interlock (504) component.

14. The asynchronous pulse generating circuit of claim 2 further comprises:  
20 a QDI buffer (240) connected to said STAPL left-right buffer whereby an STAPL-  
to-QDI converter is formed.

15. The asynchronous pulse generating circuit of claim 2 further comprises:

a QDI buffer (246) connected to said STAPL left-right buffer whereby an QDI-to-STAPL converter is formed.